Fazer um Projecto no XILINX



1- Abrir o ISE Design Suite 14.2, através do icon no Desktop ou através da barra de programas.



1

2- Criar um novo projecto

> IS	E Project Navigator ((P.28xd) -	C:\Xilinx\Proje	cts\Test	ste\Teste.xise - [Design Summary]								3
57. F	ile Edit View P	Project	Source Proce	ess To	Fools Window Layout Help							- 6	i ×
	New Project		[i <mark>2</mark> x ∣ ⊳	CI	» 🔊 🕫 🙊 🙊 🖉 🔁 🗖	🕒 🎤 🍖 🕨 🛣 🥐	8						
Sta	Open Project		↔□₽;	× 🏠	Design Overview			teste1 Proj	ect Status				1_
	Project Browser		ign Suite		IOB Properties	Project File:	Teste.xise		Parser Errors:		No Errors		
c	Copy Project		Ь		Module Level Utilization	Module Name:	teste 1		Implementation	State:	New		1
	Close Project		h		Pinout Report	Target Device:	xc7a100t-3csg324		• Errors:				
	New	Ctrl+N		C) HTML	Clock Report	Product Version:	ISE 14.2 Balanced		Warnings: Routing Results:				
	Open	Ctrl+0			Static Timing	Design Goal:							
	Close	cuiro		38	Parser Messages	Design Strategy:	Xilinx Default (unloc	ked)	• Timing Co	onstraints:			
-			elow to open	A		Environment:			• Final Timi	ng Score:			
	Save	Ctrl+S			Map Messages								
	Save As				Place and Route Messages		I	Detailed Repor	ts			Ŀ	
	p Save All				I Iming Messages	Report Name	Status	Generated	Errors	Warnings	Infos		
Ч.	Print Preview				All Implementation Messages	Synthesis Report							
6	Print	Ctrl+P			Detailed Reports Synthesis Report	Translation Report							1
	Recent Files	•			Translation Report	Map Report							1
	Recent Projects	•			Map Report	Place and Route Report							
					Design Properties	Power Report							
L.,	Exit				Optional Design Summary Contents	Post-PAR Static Timing Report							
					Show Clock Report	Bitgen Report							
					Show Failing Constraints								
					Show Errors		S	econdary Repo	orts			Ŀ	
						Report Name	Stat	us	Ge	enerated			
							Date	e Generated: 10	1/20/2012 - 16.19.34				
>	Start 💷 Cesign	🖒 File	es 🚺 Librarie	sΣ	Design Summary			- denerated. It	72072012 10:15:51				
Cons	ole				· · · · · · · · · · · · · · · · · · ·							↔ □ /	a x
D I	NFO:HDLCompile	er:1061	1 - Parsino	r VHD	L file "C:/Xilinx/Projects/Teste/1	testel.vhd" into libra	rv work						_ ^ _
φī	NFO:ProjectMgm	nt - Pa	arsing desi	ign h	ierarchy completed successfully.		•						
I	aunching Desig	n Sum	mary/Report	: Viet	wer								
•													T
	Console 🙆 Errors	s 🔔 1	Warnings 🕅	Find in	n Files Results							,	

Create a new project

3-Dar o nome ao projecto 4- Next



5- No campo Family escolher XC9500 CPLDs



6- No campo Device escolher o XC95108



7- No campo Prefered Language escolher VHDL

New Project Wizard		
Project Settings Specify device and project properties. Select the device and design flow for the p	roject	
Property Name	Value	
Evaluation Development Board	None Specified	
Product Category	All	•
Family	XC9500 CPLDs	•
Device	Automatic xc9500	•
Package	*	-
Speed	-*	
Top-Level Source Type	HDL	
Synthesis Tool	XST (VHDL/Verilog)	-
Simulator	ISim (VHDL/Verilog)	•
Preferred Language	VHDL 7	•
Property Specification in Project File	VHDL	
Manual Compile Order	Verilog	
VHDL Source Analysis Standard	VHDL-93	
Enable Message Filtering		

8- Finish



9- Clicar no botao New Source

OU

10- Em Project, clicar em New Source

> 19	E Proj	ect Navig	ator (P.28	xd) - C:\X	ilinx\Project	ts\Prime	iroProjecto	\PrimeiroF
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	P <u>r</u> oject	<u>S</u> ource	<u>P</u> rocess	<u>T</u> ools	<u>W</u> indow	La <u>v</u> out
	1	a 🔊	S X	D D	XIDO	≥ »	P	ØØ.
Desig	in				⇔⊡₽×			
- 12	Vie	🍳 🔯 Ir	nplementat	ion 🔘 🛃	Simulation			
J.	Hierar	chv			-			
	ew Sou	irce mei	roProjecto					
	<u>⊡</u> … ≣	xc95*-'			E			
<u></u>			Empt	y View				
齓		The vie	ew currently	contains i	no files.			
		You car using t	h add files i he toolbar i	the proje at left, com	ect mands			
3		from th	ne Project n be Design	nenu, and l	ру			
		Librarie	es panels.	r lice, and				
		Use:						
			- New Care	T				
\geqslant	() N	lo Process	es Running					
96	No si	nale desi	an modul	e is selecte	ed.			
91 1	÷*	Des	ign Utilitie	5				
<u>~~</u> BH	_		-					
~4,								
		1	122	1.0				
-	Start	De 🕄 De	esign 🖺	Files	Libraries			
Cons	ole							
•		III		2				
	Conso	le 🛛 🐸	Errors	🔼 Warnii	ngs 🛛 🕰 F	Find in File	es Results	



- 11- Escolher Schematic para criar um esquemático
- 12- Dar um nome ao ficheiro
- 13- Next



14- Clicar na tab de Symbols, e escolher que simbolos

colocar.

- 15- Exemplo: escolher Logic e depois uma and2 (And
- 2 entradas)



Started : "Launching Schematic Editor to edit priemeiroschematic.sch". Launching Design Summary/Report Viewer... 16- Para verificar se todas as ligações estão correctas, em Design, Design Utilities, Check Design Rules.



Como criar um ficheiro de simulação

17- Clicar em New Source como feito no passo 9 ou 10, e escolher VHDL Test Bench

Select Source Type Select source type, file name and its location. Schematic Implementation Constraints File User Document Verilog Module Verilog Test Fixture	
VHDL Module VHDL Library VHDL Package	File name:
Will VHDL Test Bench	Location:
	C: Wilinx \Projects \PrimeiroProjecto
	Add to project

18- Escolher da lista de esquemáticos o esquemático que queremos simular. (um projecto pode conter vários esquemáticos) e clicar em next. Isso vai criar um ficheiro de simulação em VHDL que vamos ter de modificar.

Source Wizard	×
Associate Source	
Select a source with which to associate the new source.	
More Info	18 Next Cancel

19- No ficheiro criado é necessário introduzir a evolução das entradas. Um exemplo para 3 bit está apresentado no quadro 19.

📂 ISE Project Navigator (P.28xa) - C:\AliinX:Projects:PrimeiroProjecto:PrimeiroProjecto:Xise - [primeirotestbench:Vna]
Eile Edit View Project Source Process Tools Window Layout Help
🗋 ờ 🗟 🖗 🖏 🖏 🖆 🖆 🗙 😕 🗢 🖉 🖉 🖉 🖉 🖉 🕼 🔽 🔚 🗔 🖙 🚽 🌮 🛠 👂
Design +• □ □ ♥ X #
🖳 Design 📲 Files 📲 Libraries 🚟 🜗 🗈 Design Summary (out of date) 🔝 🕑 C: Wilinx \Projects \PrimeiroProjecto \priemeiroschematic.sch 🗵 📄 primeirotestbench.vhd 🗵
ISim simulation engine GUI launched successfully Process "Simulate Behavioral Model" completed successfully
🗐 Console 🚻 Errors 🔼 Warnings 🖓 Find in Files Results

20- Para obter o gráfico, em Simulation, clicar em Behavioral Check Syntax e depois em Simulate Behavioral Model e uma nova janela aparecerá com o gráfico temporal.

